Abstract-Dry etching is widely used for nanofabrication and it requires reliable etching masks. However, hard dry etching masks usually need high temperature and/or plasma deposition, which may cause damage to temperature-sensitive materials and semiconductor surface. Here, we develop a novel etching mask material, silicon monoxide (SiO), which is thermally evaporated and hence can avoid such drawbacks. The etching selectivity of evaporated SiO is shown to be higher than 50:1, comparable to sputtered SiO 2 . A nanochannel device, called self-switching diode (SSD), is fabricated to evaluate the mask-deposition-process damage because of its high sensitivity to surface states. In comparison to commonly used sputtered SiO 2 and polymethyl methacrylate mask, the SSD fabricated using evaporated SiO exhibits the highest channel conductance, the strongest nonlinearity, and the best high-frequency performance. Hall measurements also reveal that the carrier mobility of nanochannels etched with SiO mask is twice that of similar channels with SiO 2 mask.
A Novel Thermally Evaporated Etching Mask for Low-Damage Dry Etching of their process feasibility. However, these organic resists have low etching resistance and are not suitable for nanoscale structures with high aspect ratio. The thickness of resists has to be reduced to guarantee the small line width in lithography, which makes organic masks not capable of protecting the semiconductors beneath them during dry etching process [4] . Although some electron-beam resists, such as hydrogen silsesquioxane (HSQ) could be used as hard mask and show superior dry etching resistance [5] , the high cost and poor storage stability impede its pervasive application. Metal masks have already been widely used in the fabrication of micro-electro-mechanical systems (MEMS) or waveguides [6] [7] [8] . However, they are not suitable for all device etching, because the afterwards removal may etch or oxidize some semiconductors. Inorganic dielectric masks are more commonly used for nanochannels' dry etching. Many inorganic dielectric materials, such as SiO 2 , SiN x and Al 2 O 3 , have been extensively studied and widely used [9] [10] [11] . However, they usually need plasma and/or high-temperature deposition, like sputtering, plasma-enhanced chemical vapor deposition (PECVD) or atomic layer deposition (ALD), which have non-negligible effect on sensitive materials. The plasma deposition has been found to cause severe damage to the surface of semiconductors and deteriorate the performance of devices, especially those with active layer close to surface [12] [13] [14] [15] . High-temperature deposition may cause temperature-sensitive materials, for instance oxide semiconductors or organics, degenerate or deform. Furthermore, the flammable or toxic reaction gases in ALD make the deposition process very dangerous.
Here, we introduce a novel dry etching mask material-silicon monoxide (SiO) for the fabrication of nanochannels on sensitive semiconductors. SiO has been used as dielectric layer in MOSFET, protection layer on Graphene and anode materials in Li-iron battery. The SiO mask can be deposited by thermal evaporation while keep the substrate at room-temperature. This process not only avoids inducing damage to the surface of semiconductors, but also is feasible to organic substrates. In this work, detailed characteristics of SiO mask have been performed in comparison with the commonly used polymethyl methacrylate (PMMA) and SiO 2 masks. In order to evaluate the possible damage to host material during deposition process, a nanochannel device-self-switching diode (SSD) was fabricated because of its high sensitivity to any process damage [16] [17] [18] . SSD is a novel unipolar device and has amount of advantages including broadband, zero threshold, low noise, and ease of integration, etc. The direct current (DC) and high-frequency performances 1536-125X © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. of the SSDs fabricated with different etching mask materials are compared in this study, and the possible physical mechanisms are analyzed with the assistance of Hall measurements.
II. EXPERIMENTAL PROCEDURE

A. Preparation of SiO Mask
High purity (99.95%) SiO powder was put in the tungsten boat which was connected to the electrodes in the vacuum chamber of HHV Auto 306 thermal evaporator. The chamber pressure was then evacuated to 2 × 10 −6 Torr and kept below 1 × 10
−5
Torr during the evaporation to prevent the SiO film from residual gas contaminating. The deposition rate was 1Å/s and the final thickness was 50 nm. Patterns of SiO mask was transferred through exposed PMMA E-beam resist using an Oxford Pro 100 ICP-RIE system. And the etching recipe of SiO was the same as that of SiO 2 . The etchant gases were CHF 3 and Ar with the flow ratio of 1:4. The etching pressure was 5 mTorr. The ICP power was 300 W to generate stable and repeatable plasma, and the RF power was 5 W to minimize the plasma damage to the underneath InGaAs layer.
B. Fabrication of InGaAs SSDs
SSDs were fabricated to investigate the effects of thermally evaporated SiO mask on the properties of nanoscale devices. The SSD is a unipolar two-terminal device. It consists of two insulating L-shaped trenches opposite to each other, creating a semiconductor nanochannel between them as shown in Fig. 1 . At zero bias, the nanochannel is close to pinch-off by the surface states as illustrated in Fig. 1(a) . A negative bias (V < 0) further depletes the channel and results in a zero or low current, whereas a positive bias (V > 0) counteracts the lateral depletion and widens the effective width of the channel to enable a large current to flow. This results in a diode-like nonlinear current-voltage (I-V) characteristic.
The substrate of SSDs was epitaxial InGaAs grown on InP substrate and, from bottom to top, includes a 300 nm InAlAs buffer layer, a 15 nm InGaAs channel layer, a 15 nm InAlAs barrier layer and a 10 nm InGaAs cap layer. A sheet dopant of silicon with the density of 6 × 10 18 cm −2 was introduced 5 nm deep in the cap layer. The carrier density and electron mobility Then, Au/Ge/Au/Ni/Ti/Au was evaporated successively followed by a 400°C RTA process at N 2 atmosphere to form ohmic contacts.
The following SSD channel etching was the most important process. Different etching procedures were used for three different masks: spin coated PMMA, thermally evaporated SiO and RF sputtered SiO 2 . Fig. 2 depicts a schematic illustration of channel fabrication processes. For the devices with PMMA mask, a 450-nm-thick PMMA layer was spin coated. After being exposed by Raith E-line plus E-beam exposure machine and developed in a mixture of MIBK and IPA with the ratio of 1:3, the PMMA mask was hard baked at 110°C for 30 mins in oven to increase its etching resistance. Whereas, for the devices with SiO or SiO 2 etching mask, 50-nm-thick mask was deposited onto substrate, firstly. Then 230-nm-thick PMMA was spin coated. Patterns on SiO or SiO 2 were transferred from the exposed PMMA resist by dry etching using the SiO 2 etching recipe as mentioned before. The etching rate of SiO and SiO 2 was 13 nm/ min and the selectivity of PMMA to silox was 2:1. Oxygen plasma ashing was executed to remove the PMMA resist and the generated polymer. Finally dry etching was performed to produce the trenches of all three devices. The etchant gases were CH 4 , H 2 and Ar at the flow rates of 10, 30 and 10 sccm, respectively. The ICP power was 300 W to produce high-density plasma and the RF power was 5 W to minimize the etching damage. The etching rate of InGaAs was 14 nm/ min, and the depth of etched trenches was about 100 nm. In all the dry etching processes as mentioned above, the absolute value of the bias voltages were kept below 110 V to minimize the bombardment of plasma to substrates. 
III. RESULTS AND DISCUSSION
A. Prosperities of Thermally Evaporated SiO
In Fig. 3(a) , the Scanning Electron Microscope (SEM) image of 50-nm-thick thermally evaporated SiO shows comparable uniformity as that of RF sputtered SiO 2 thin films on silicon substrates, as shown in Fig. 3(b) . The crystal size of SiO film, as reported by Schulmeister and Mader [19] , is no larger than 2 nm. The small grain size of SiO film is very favorable to nanofabrication.
To compare the dry etching resistance of SiO mask to traditional masks, E-beam resist PMMA, SiO 2 and SiO were dry etched simultaneously with the same InGaAs SSD trench etching condition. The etching selectivity, defined as the ratio of InGaAs etch rate to that of masks, are showed in Fig. 3(c) . The results show that PMMA has a low etching selectivity ratio of 1:3, whereas both evaporated SiO and sputtered SiO 2 have a much higher selectivity ratio of over 50.
B. Different Masks on the Properties of SSDs
The morphology of InGaAs SSDs dry etched with PMMA, SiO 2 and SiO masks were compared, as shown in Fig. 4 . The designed width of SSD channels and trenches were 125 and 40 nm, respectively. The channel length was 1 μm. In Fig. 4(a) , the SSD channels are crooked and the edges of channels are rough. These may due to the softening and erosion of PMMA mask during dry etching. As measured by SEM, the thickness of remained PMMA mask after etching is only 1/3 of the initial value. Besides the thickness, the geometric shape of PMMA mask was also changed during the dry etching as a result of ion bombardment and plasma heating effect, which is commonly observed in dry etching process with organic resists because of their poor etching resistance and low soften temperature [20] . 
, where V is the applied DC bias and I is the current from I-V curves [22] , are listed in Table I . Both G d and G d of the SSD with PMMA as mask are much lower than the devices with hard masks. This is caused by the damage of channels during dry etching because of PMMA mask's poor etching resistance. As a novel ultrahigh frequency diode, SSD is a very promising candidate for THz detector. The responsivity of RF detectors, which is defined as the ratio of output DC voltage over input signal power, is a key parameter to evaluate its detecting ability. Fig. 6(a) shows the zero bias responsivity of SSDs with signal frequency ranged from 10 to 220 GHz at room temperature. Both the SSDs fabricated with PMMA and SiO 2 masks present obvious decrease in responsivity to the increasing frequency. Whereas the SSD with SiO mask shows constant responsivity through the full frequency range. This result indicates that the thermally evaporated SiO etching mask benefits the high frequency performance of SSDs.
Apart from responsivity, noise-equivalent-power (NEP) is another key factor in evaluating RF detectors. NEP is defined as the signal power that gives a signal-to-noise ratio of one in a one hertz output bandwidth. Fig. 6(b) shows the thermal NEP of SSDs with different masks calculated from the equation:
, where k is the Boltzmann's constant, T is the absolute temperature, R 0 is the zero-bias resistance as listed in Table I , and η is the measured responsivity in Fig. 6(a) . Compared to the SSDs with PMMA or SiO 2 mask, the SSD with SiO mask show much smaller NEP, especially at high frequency of 220 GHz. The maximum NEP of the SSD with SiO mask was about 400 pW/ Hz 1/2 , which is 1-2 orders of magnitude smaller than those of the other two. This was contributed by the higher responsivity of the SSD with SiO mask at high frequency and smaller resistance at zero bias. The lowest NEP of SSD that our group reported previously is 63.5 pW/ Hz 1/2 [23] , which is comparable to those commercial zero-threshold Schottky diodes (about 50 pW/ Hz). There are two factors which can account for the relatively large NEP. Since NEP at zero bias is proportional to the device thermal noise, it can be effectively reduced by increasing the number of parallelized SSD channels to reduce the total resistance. In [23] , approximately 2000 SSDs were connected in parallel. However, the focus of this work is to compare different etching masks, and therefore the number of SSD channels is only 3. However, this will not limit the application of SSD detectors, because the final NEP value is reasonably low due to their easy integration in parallel [23] , [24] . The other reason might be related to different channel etching methods. In [23] , wet etching was used, while dry etching was applied in this work, which may result in more low-frequency noise by plasma induced surface damage.
C. Hall Bar Fabricated With SiO and SiO 2 Masks
To explain the reasons for better high frequency performance of the SSD with SiO mask compared to that with traditional SiO 2 mask, nanoscale Hall bars were fabricated with SiO 2 and SiO masks using the same substrate and process conditions for SSDs. Fig. 7 shows SEM image of the fabricated Hall bar. The width of hall bars were ranged from 100 to 200 nm and the etching depth was 100 nm.
Measured carrier density (n) and hall mobility (μ) at room temperature are listed in Table II . Both the carrier density and mobility of hall bars fabricated with SiO 2 mask are smaller than those with SiO mask. The mobility of the former is only half of the latter. This is due to the plasma damage caused during the sputtering-deposition process of SiO 2 . Katsushiko et al. pointed out that the ion bombardment from SiO 2 deposition could induce damage to substrates [25] . Tsubaki et al. reported that the damaged depth in semiconductors after depositing SiO 2 with RF sputtering could be as large as 150 nm [12] . The The magnetic field was 0.52 T.
deposition-induced damage of sputtered SiO 2 mask decreases the carrier density and mobility of devices, and, as a result, the high frequency performance of the devices with SiO 2 mask is influenced. Whereas, as the benefit of the damage-free thermal evaporated SiO, the devices with SiO mask present much better performances.
IV. CONCLUSION
A novel thermally evaporated dry etching mask material, SiO, is developed. Its detailed characteristics have been performed and compared with the commonly used PMMA and SiO 2 masks. The PMMA mask showed much less etching resistance than hard masks and, as a result, both the DC and high-frequency performance of the SSD fabricated with PMMA mask are very poor. Although the evaporated SiO and sputtered SiO 2 masks showed similar etching resistance and produced nanoscale features with good morphology, the nanochannel conductance of the SSD with SiO mask is substantially higher than that with SiO 2 mask. Hall measurements reveal that the carrier mobility of nanochannels etched with SiO mask is twice of the channels with SiO 2 mask. Furthermore, at high-frequency characterizations of SSDs up to 220 GHz, the responsivity of the SSD with SiO mask was 6 times better than that with SiO 2 mask. In conclusion, SiO is promising dry etching mask material because of its easy-deposition, high-performance and low-damage thermal evaporation process to the host materials. Her research interests include metal oxide semiconductors, flexible electronics and displays, and surface and interface electronic structure studies by photoemission spectroscopy. 
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